CMOS Logic Gates: Inverter, NAND, and NOR

Complementary metal–oxide–semiconductor (CMOS) technology forms the backbone of modern digital IC design. Patented by Frank Wanlass in 1963 (US patent 3,356,858), CMOS enables low-power, high-speed, and noise-immune logic circuits. CMOS gates, including inverters, NAND, and NOR, are widely used in both large-scale and small-scale integrated circuits due to their efficiency and versatility.

CMOS Inverter

A CMOS inverter consists of a complementary pair of PMOS and NMOS transistors. The PMOS transistor connects to the supply voltage V_DD, while the NMOS connects to ground. The input voltage V_IN controls both gates, and the output voltage V_OUT is taken from the connected drains. CMOS inverters are highly energy-efficient and produce minimal heat due to their complementary switching.

DC Analysis of CMOS Inverter

DC analysis determines the voltage and current characteristics of the inverter under steady-state conditions. This helps ensure that each transistor operates within safe limits and identifies the node voltages, mesh currents, and branch voltages.

Operating regions of CMOS inverter showing transistor states — Fig.2. Operating regions of CMOS Inverter

The CMOS inverter’s operation can be divided into five regions:

Region A: NMOS cutoff, PMOS linear, output ≈ V_DD
Region B: NMOS saturation, output starts decreasing
Region C: Both transistors saturated, sharp drop in output
Region D: NMOS linear, PMOS saturation
Region E: PMOS cutoff, output ≈ 0

Table showing relationship between CMOS inverter operating regions — Table 1. Relationship between Operating regions of CMOS Inverter

Voltage transfer characteristic curve of CMOS inverter — Fig.3. Voltage Transfer Characteristic (VTC) of CMOS Inverter

Noise Margin

Noise margin quantifies the tolerance of a CMOS gate to input noise without affecting the output. It includes:

N_L = V_IL – V_OL
N_H = V_OH – V_IH

Noise margin definitions showing VIH, VIL, VOH, VOL — Fig.4. Noise Margin Definitions

Transient Analysis

Transient analysis examines the time-dependent response of CMOS gates, measuring rise/fall times, propagation delays, and switching behavior. This analysis helps evaluate the performance of gates under dynamic conditions.

Transient response waveform of CMOS inverter — Fig.5. Transient Response of CMOS Inverter

The rise and fall times depend on the "on" resistance of transistors and load capacitance, including input capacitance, interconnect wiring, and board capacitance.

Rise time low to high transition waveform — Rise time: Low-to-High Transition

Fall time high to low transition waveform — Fall time: High-to-Low Transition

Propagation delay waveform of CMOS inverter — Fig.6. Propagation Delay of CMOS Inverter

Summary table of CMOS inverter operation — Table 2. Summary of CMOS Inverter Operation

CMOS NAND & NOR Gates

NAND and NOR gates are fundamental building blocks of digital logic. CMOS implementations provide low power, high density, and fast switching. The layout of these gates differs in transistor configuration:

NAND: PMOS in parallel, NMOS in series
NOR: PMOS in series, NMOS in parallel

CMOS NAND gate schematic — Fig.9. CMOS NAND Gate

Transient response of CMOS NAND gate — Fig.10. Transient Response of NAND Gate

CMOS NOR gate schematic — Fig.11. CMOS NOR Gate

Transient response of CMOS NOR gate — Fig.12. Transient Response of NOR Gate

SPICE Simulation and Waveforms

T-Edit allows extraction of SPICE code from schematics for simulation. W-Edit provides waveform visualization, enabling designers to verify input-output behavior and transient response accurately.

Conclusion

CMOS inverters, NAND, and NOR gates demonstrate efficient low-power logic operation with predictable DC and transient characteristics. Tanner EDA tools streamline design, simulation, and waveform analysis, ensuring reliable digital IC development.

Search This Blog