Skip to main content

5G phased arrays (with MATLAB)


For practical 5G phased arrays, the beamforming effect is generated primarily by antenna spacing. 


1. How 5G phased arrays work

  • 5G base stations use multi-element antenna arrays (often 8×8, 16×16, or even more elements for Massive MIMO).
  • Each antenna element transmits the same signal, but the phase of each element is controlled electronically.
  • The physical spacing between antennas—usually ~0.5位 (half-wavelength) to 位—creates inherent phase differences when the signal reaches a user at an angle.

total,n = 蠁steering,n - (2蟺/位) n d sin(胃)

Where:

  • n = antenna index
  • d = antenna spacing
  • = angle of the target
  • steering,n = electronic phase shift applied to steer the beam
The steering phase compensates for the inherent phase from spacing to direct the beam toward the desired angle.

2. Why not use a single antenna with time delays?

  • Software time delays can emulate phased arrays in simulations.
  • But in real hardware:
    1. You need separate RF paths for each antenna element.
    2. Phase shifts are applied electronically using phase shifters at GHz frequencies.
    3. Physically shifting time on a single antenna would require ultra-fast RF switches—impractical at mmWave frequencies.

So, antenna spacing + electronic phase shifts is the standard method in 5G hardware.


3. Practical Summary for 5G

Aspect How It’s Done
Beamforming Electronic phase shifts per antenna element
Direction control Steering phases compensate for inherent spacing phase
Physical array Required; spacing usually 0.5位 or 位
Simulation Can use single antenna + time delays, but only for modeling

In real 5G phased arrays, the array spacing is the fundamental cause of phase differences, and beam steering is done by applying phase shifts per element, not by artificially delaying a single signal.


MATLAB Code

 
clc; clear; close all;
%% Parameters
N = 8; % Number of antenna elements
lambda = 1; % Wavelength (normalized)
d = 0.5*lambda; % Antenna spacing (half wavelength)
theta = -90:0.1:90; % Angle range in degrees
%% 1. Inherent Phase Only (No Steering)
theta_rad = deg2rad(theta);
inherent_phase = 2*pi*d/lambda * (0:N-1)' * sin(theta_rad);
AF_inherent = sum(exp(1j*inherent_phase),1); % Array factor
AF_inherent_dB = 20*log10(abs(AF_inherent)/N);
%% 2. Apply Phase Shifts to steer to 30 degrees
theta_s = 30; % Steering angle
steering_phase = -2*pi*d/lambda * (0:N-1)' * sin(deg2rad(theta_s));
AF_steered = sum(exp(1j*(inherent_phase + steering_phase)),1);
AF_steered_dB = 20*log10(abs(AF_steered)/N);
%% Plot
figure('Color','w','Position',[100 100 800 400]);
plot(theta, AF_inherent_dB,'b','LineWidth',2); hold on;
plot(theta, AF_steered_dB,'r','LineWidth',2);
grid on; xlabel('Angle (degrees)'); ylabel('Normalized Array Factor (dB)');
title('Linear Phased Array: Inherent vs Steered Phase');
legend('Inherent Phase (spacing only)','Applied Phase Shift (beam steering)');
ylim([-40 0]);
 

 Output

 


Contact Us

Name

Email *

Message *

Popular Posts

UGC NET Electronic Science Previous Year Question Papers with Solutions

Home / Engineering & Other Exams / UGC NET 2026 PYQ ⬇️ Download Papers and Solutions 馃搵 Exam Pattern 馃挕 Preparation Tips ❓ FAQs 馃搳 Exam Highlights: Electronic Science (88) Feature Details Junior Research Fellowship (JRF) ₹37,000 + HRA per month Eligibility M.Sc/M.Tech in Electronics (55%) Validity of Certificate JRF (3 Years) | Lectureship (Lifetime) 馃摜 Download UGC NET Electronics PDFs Complete collection of previous year question papers, answer keys and explanations for Subject Code 88. Start Downloading 馃搨 View All Question Papers June 2025 - Question Paper Download PDF June 2025 - Solved Paper + Explanation ...

Design of CMOS XOR/XNOR Gates

Design of CMOS XOR/XNOR Gates The semiconductor industry has experienced rapid integration of multimedia applications into mobile electronics, leading to very high integration density in CMOS VLSI. As operating frequencies increase, power consumption, speed, silicon area, and reliability become critical considerations. The XOR-XNOR circuits are fundamental building blocks in arithmetic circuits (Full Adders, Multipliers), compressors, comparators, parity checkers, code converters, error-detecting/correcting codes, and phase detectors. Their performance directly impacts the complex circuits they are used in. Design goals include full output voltage swing, low power consumption, reduced transistor count, minimal delay, and simultaneous non-skewed outputs. Static Logic (Static CMOS) Stat...

OFDM Symbols and Subcarriers Explained

This article explains how OFDM (Orthogonal Frequency Division Multiplexing) symbols and subcarriers work. It covers modulation, mapping symbols to subcarriers, subcarrier frequency spacing, IFFT synthesis, cyclic prefix, and transmission. Step 1: Modulation First, modulate the input bitstream. For example, with 16-QAM , each group of 4 bits maps to one QAM symbol. Suppose we generate a sequence of QAM symbols: s0, s1, s2, s3, s4, s5, …, s63 Step 2: Mapping Symbols to Subcarriers Assume N sub = 8 subcarriers. Each OFDM symbol in the frequency domain contains 8 QAM symbols (one per subcarrier): Mapping (example) OFDM symbol 1 → s0, s1, s2, s3, s4, s5, s6, s7 OFDM symbol 2 → s8, s9, s10, s11, s12, s13, s14, s15 … OFDM sym...

Online Simulator for ASK, FSK, and PSK Signal Generation

Interactive Digital Signal Processing (DSP) Tutorial and Simulator for ASK, FSK, and BPSK modulation techniques. Try our new Digital Signal Processing Simulator!   •   Interactive ASK, FSK, and BPSK tools updated for 2025. Start Now Digital Modulation Visualizer: ASK, FSK, & BPSK Simulator Learn and visualize binary modulation techniques (ASK, FSK, BPSK) in real-time with adjustable carrier and sampling parameters. Perfect for DSP students and engineers. 馃摗 ASK Simulator 馃摱 FSK Simulator 馃帤️ BPSK Simulator 馃摎 More Topics ASK Modulator FSK Modulator BPSK Modulator More Topics 1. ASK (Amplitude Shift Keying) Simulat...

QPSK Online Simulator (Signal Generation)

Simulator for QPSK Modulation Quadrature (4-PSK) Bitstream (Even length) Carrier Freq (Hz) Samples Per Symbol Run QPSK Simulation The Math Behind QPSK Quadrature Phase Shift Keying (QPSK) is a form of digital modulation that transmits two bits per symbol by changing the phase of a carrier wave. s(t) = A cos(2蟺f c t + 胃 n ) Phase (胃 n ): Each pair of bits (dibit) corresponds to a specific phase shift. In Gray coding, we use: "00" → 蟺/4 (45°) "01" → 3蟺/4 (135°) "11" → 5蟺/4 (225°) "10" → 7蟺/4 (315°) Efficiency: Since 4 phases are used, QPSK carries double the data of BPSK in the same bandwidth. ...

Interactive Eye Diagram & ISI Simulator: Visualizing Signal Integrity

Interactive Eye Diagram & Noise Margin Filter Roll-off (伪) 伪 = 0.4 Noise Level Bitstream (TX) Stage 1: Components (Click Legend to Hide/Show) Stage 2: Composite Signal Stage 3: The Eye (Annotated Analysis) Simulation Workflow 1. Pulse Mapping: Each bit a[k] is mapped to a pulse shape p(t) . We use the Raised Cosine filter, which is the standard for bandwidth-limited communication. Clicking the legend above removes a specific bit's contribution to show how it affects the neighbors. 2. Linear Superposition: The total signal x(t) is the sum of all individual pulses shifted by the symbol period T . This "Combined Waveform" shows how pulses "bleed" into each other, cre...

UGC NET Electronic Science June 2025 Question Paper with Answer Key & Detailed Solutions

Home / UGC NET PYQ / June 2025 Solved UGC NET Electronic Science June 2025 Question Paper with Answer Key and Full Explanations 馃摜 Download Question Paper (PDF) 2025 2024 2023 2022 2021 2020 Explanations 1.  Answer: Option (3) For forming a p-type semiconductor, the dopant must be a trivalent impurity (three valence electrons) so that it creates acceptor levels and holes become the majority carriers. Among the given elements, boron (B) is a group-III element (trivalent). Arsenic (As) and phosphorus (P) are group-V (pentavalent) donors that produce n-type material, and germanium (Ge) is a group-IV element usually used as the semiconductor, not as an acceptor dopant. Hence, doping an intrinsic semiconductor with B produces a p-type semiconductor. 2.  Answer: Option (4) The ohmic resistance of a JFET at zero gate bias is given by the standard relation: R DS(on) = V P / I DSS ...