Skip to main content

ADC SNR Gain (Analog to Digital Converter)


ADC SNR Gain

Why the ADC SNR Formula is 6.02N + 1.76 dB

The full-scale quantization noise model assumes:

  • The quantization step is Δ = 2VFS / 2N
  • Quantization noise is uniformly distributed from -Δ/2 to +Δ/2

1. Quantization Noise Power

A uniform noise distribution over width Δ has variance:

σ² = Δ² / 12

2. Signal Power (Full-Scale Sine Wave)

The RMS value of a sine wave with peak amplitude VFS is:

Vrms = VFS / √2

Signal power:

Ps = VFS² / 2

3. SNR Calculation

Using SNR = Ps / Pq, and substituting the expressions for signal and noise:

SNR = 3 · 22N

4. Convert SNR to dB

SNRdB = 10log(3) + 20N log(2)

Using constants:

  • log₁₀(2) = 0.301020 log(2) = 6.02 dB
  • 10 log(3) = 4.77 dB

After RMS correction for sine vs. square wave (−3.01 dB), the final expression becomes:

SNRADC = 6.02N + 1.76 dB

This is the standard “ideal ADC SNR” formula.

 

1. ADC SNR Gain (Resolution-Based SNR Gain)

Increasing the ADC resolution increases SNR. Using:

SNRADC = 6.02N + 1.76 dB

A 1-bit increase in resolution gives:

ΔSNR = 6.02 dB per bit

 

Every extra ADC bit = +6.02 dB SNR improvement

Example:
12-bit → 14-bit = +2 bits → +12.04 dB SNR

 

2. Sampling SNR Gain (Oversampling Gain)

When sampling faster than Nyquist, quantization noise spreads over a larger bandwidth, while the signal stays within its own bandwidth.

Oversampling Ratio (OSR)

OSR = fs / (2B)

SNR improvement due to oversampling:

SNR gain = 10 log10(OSR)

For quantization noise, doubling the sampling rate gives:

SNR gain = 3 dB per 2× oversampling

Convert Oversampling to ENOB

ΔENOB = (1/2) log2(OSR)

4× oversampling = +6 dB SNR = +1 extra ENOB 

16× oversampling = +12 dB SNR = +2 extra ENOB

 

Summary Table

Improvement Method Rule SNR Gain ENOB Gain
Increase ADC resolution +1 bit +6.02 dB +1 bit
Oversampling (OSR) 2× oversampling +3 dB +0.5 bits

4× oversampling +6 dB +1 bit

16× oversampling +12 dB +2 bits

ENOB (Effective Number of Bits) Basics

Let's go through an example where we start with a fixed bit resolution for an ADC (say, 12 bits), and then after some processing (such as noise reduction), we calculate the ENOB (Effective Number of Bits). This will help illustrate how processing can improve the effective resolution of a system.

Scenario

1. Fixed Bit Resolution of ADC: You have an ADC with a nominal resolution of 12 bits. This means the ADC can theoretically distinguish 2^12 = 4096 levels of the input signal. However, due to noise in the system, the actual precision is lower than this.

2. Initial SNR (before processing): Before applying any processing (like noise reduction), the Signal-to-Noise Ratio (SNR) is measured to be 45 dB. This is the signal quality you start with.

3. Processing (Noise Reduction): After applying noise reduction or other signal enhancement techniques (e.g., filtering, averaging), the SNR improves to 55 dB.

Step 1: Initial ENOB (Before Processing)

First, let’s calculate the ENOB before processing, based on the initial SNR of 45 dB. We use the formula for ENOB:

ENOB = (SNR - 1.76) / 6.02

For the initial SNR = 45 dB:

ENOB_before = (45 - 1.76) / 6.02 = 43.24 / 6.02 = 7.19 bits

Interpretation: The 12-bit ADC has an SNR of 45 dB, which means the effective resolution is only 7.19 bits. This means, due to noise, the ADC is only able to provide the precision of a system that could distinguish between 2^7.19 ≈ 150 levels (instead of the ideal 4096 levels).

Step 2: ENOB After Processing (Improved SNR)

Now, let’s calculate the ENOB after processing, when the SNR improves to 55 dB.

ENOB_after = (55 - 1.76) / 6.02 = 53.24 / 6.02 = 8.86 bits

Interpretation: After applying processing that improves the SNR to 55 dB, the effective resolution increases to 8.86 bits. This means the ADC is now effectively distinguishing between 2^8.86 ≈ 250 levels—an improvement from the 150 levels at 45 dB SNR.

Step 3: Comparing the Results

Let’s summarize the difference before and after processing:

  • Before processing: With an SNR of 45 dB, the ENOB is 7.19 bits.
  • After processing: With an improved SNR of 55 dB, the ENOB increases to 8.86 bits.

Conclusion: This demonstrates the impact of noise reduction or processing: the effective resolution (ENOB) has increased, making the system more accurate. Even though the ADC has a fixed resolution of 12 bits, noise was reducing the actual usable resolution. By improving the SNR through processing, we’ve boosted the effective precision of the ADC.

Summary

Fixed Bit Resolution (Nominal): 12 bits

Initial SNR: 45 dB → ENOB = 7.19 bits

After Processing (Improved SNR): 55 dB → ENOB = 8.86 bits


Further Reading

  1.  


Contact Us

Name

Email *

Message *

Popular Posts

Q-function in BER vs SNR Calculation (with Simulation)

Q-function in BER vs. SNR Calculation In digital communications and signal processing, the Q-function plays a significant role in predicting system reliability. It allows engineers to quantify the probability that Gaussian noise will exceed a specific threshold, causing a bit error. What is the Q-function? The Q-function is a mathematical function representing the tail probability of the standard normal (Gaussian) distribution. It is the complementary cumulative distribution function (CCDF) of a standard Gaussian distribution. Q(x) = (1 / √(2Ï€)) ∫â‚“∞ e^(-t² / 2) dt Q-Function Interactive Simulator Move the slider to see how the "Tail Probability" (the area in red) changes. This area represents the Probability of Error (BER) . Threshold Distance ( x ) — (Simulates Increasing SNR) x = 1.0 Q(x) = 0.1587 ...

Design of CMOS Flip-Flops (SR, D, JK)

Design of CMOS Flip-Flops (SR, D, JK) A flip-flop or latch is a circuit with two stable states, used to store state information. It is the basic storage element in sequential logic and a fundamental building block in digital electronics systems, including computers and communication devices. Flip-flops and latches act as data storage elements for states, pulse counting, and synchronization of variably-timed input signals to a reference clock. Flip-flops can be transparent/opaque (latches) or clocked (synchronous, edge-triggered). Latches are level-sensitive, while flip-flops are edge-sensitive. In sequential logic, the output depends on current inputs and previous states. Fig.1 shows a sequential circuit combining a combinational block and a memory element. ...

Pulse Width Modulation (PWM)

Pulse-width modulation (PWM), or pulse-duration modulation (PDM), is a method of controlling the average power delivered by an electrical signal.   Fig: An example of PWM in an idealized inductor driven by a blue line voltage source modulated as a series of sawtooth pulses, resulting in a red line current in the inductor.    Generating a PWM Signal The simplest way to generate a PWM signal is the intersection method, which requires only a sawtooth or a triangle waveform (easily generated using a simple oscillator) and a comparator. When the value of the reference signal is more than the modulation waveform, the PWM signal (magenta) is in the high state; otherwise, it is in the low state.      Duty cycle A low duty cycle equates to low power because the power is off for most of the time; the word duty cycle reflects the ratio of "on" time to the regular interval or "period" of time. The duty cycle is measured in percent, with 100% representing full o...

BER vs SNR for M-ary QAM, M-ary PSK, QPSK, BPSK, ...(MATLAB Code + Simulator)

Bit Error Rate (BER) & SNR Guide Analyze communication system performance with our interactive simulators and MATLAB tools. 📘 Theory 🧮 Simulators 💻 MATLAB Code 📚 Resources BER Definition SNR Formula BER Calculator MATLAB Comparison 📂 Explore M-ary QAM, PSK, and QPSK Topics ▼ 🧮 Constellation Simulator: M-ary QAM 🧮 Constellation Simulator: M-ary PSK 🧮 BER calculation for ASK, FSK, and PSK 🧮 Approaches to BER vs SNR What is Bit Error Rate (BER)? The BER indicates how many corrupted bits are received compared to the total number of bits sent. It is the primary figure of merit f...

FFT Butterfly Method Explained (with Example of 4-point DFT)

  FFT Using Butterfly Method Given: x[n] = {0, 1, 2, 3} Step 1: Split into Even & Odd Even indices: x e = {0, 2} Odd indices: x o = {1, 3} Step 2: 2-point DFT For any {a, b}: DFT = {a + b, a - b} Even Part: E = {0+2, 0-2} = {2, -2} Odd Part: O = {1+3, 1-3} = {4, -2} Step 3: Combine Using Butterfly X[k] = E[k] + W k O[k] X[k + N/2] = E[k] - W k O[k] For N = 4: W 0 = 1 W 1 = -j Final Calculations X[0] = 2 + 4 = 6 X[2] = 2 - 4 = -2 X[1] = -2 + (-j)(-2) = -2 + 2j X[3] = -2 - (-j)(-2) = -2 - 2j Final Answer: X[k] = {6, -2 + 2j, -2, -2 - 2j} Try Interactive Online Simulations Interactive FFT Online Simulator (For understanding Fundamentals)  Interactive FFT Online Simulator (Analyze .CSV, .MP3, .MP4, etc. Further Reading Fourier Transform OFDM Return to Fourier Transform Main Page →

Frequency Shift Keying (FSK) Modulation & Demodulation (with Simulation)

Frequency Shift Keying (FSK) Theoretical Foundations: Frequency Shift Keying (FSK) is a discrete frequency modulation scheme wherein the digital information is encoded via instantaneous shifts in the carrier signal's frequency. The fundamental implementation is Binary FSK (BFSK), which maps binary data onto two distinct, discrete spectral states. A binary '1' (the "mark" state) is represented by a carrier frequency \( f_1 \), while a binary '0' (the "space" state) corresponds to frequency \( f_2 \). Each symbol is sustained for a bit interval denoted by \( T_b \). FSK Transmitter Characterization: The mathematical model for the modulated BFSK output \( s(t) \) is defined as: \[ s(t) = \begin{cases} A_c \cos(2\pi f_1 t), & \text{for } m = 1 \\ A_c \cos(2\pi f_2 t), & \text{for } m = 0 \end{cases} \] ...

AM Modulation Online Simulator

Amplitude Modulation Simulator s AM (t) = A c [1 + k a m(t)] cos(ω c t) where, ω = 2πf & k a = Amplitude Sensitivity Modulation index, μ = k a A m Message Frequency (fm): Carrier Frequency (fc): Carrier Amplitude (Ac): Modulation Index (m = Am / Ac):

Online Simulator for ASK, FSK, and PSK

Interactive Digital Signal Processing (DSP) Tutorial and Simulator for ASK, FSK, and BPSK modulation techniques. Try our new Digital Signal Processing Simulator!   •   Interactive ASK, FSK, and BPSK tools updated for 2025. Start Now Digital Modulation Visualizer: ASK, FSK, & BPSK Simulator Learn and visualize binary modulation techniques (ASK, FSK, BPSK) in real-time with adjustable carrier and sampling parameters. Perfect for DSP students and engineers. 📡 ASK Simulator 📶 FSK Simulator 🎚️ BPSK Simulator 📚 More Topics ASK Modulator FSK Modulator BPSK Modulator More Topics 1. ASK (Amplitude Shift Keying) Simulat...