Skip to main content

Ph.D. admissions in IITs without a GATE score


PhD Admission in IITs

With

  • Low CGPA approximately 6.5 – 7.0 / 10
  • No valid GATE score
  • Willing to strengthen research proposal, contact faculty, apply to multiple institutes

Expanded List of IITs: Eligibility & Links

IITEligibility & NotesPhD Info Link
IIT Gandhinagar Minimum: 60% marks or 6.0 CGPA (General) or 55%/5.5 (SC/ST/PD) in qualifying degree. 
GATE/NET may be waived in certain cases; but short‑listing criteria likely higher.
iitgn.ac.in/admissions/phd
IIT Kharagpur Minimum eligibility: 60% marks or 6.5 CGPA in qualifying exam for many branches. 
However brochure notes “for test & interview this minimum must be met and higher cut‑offs may apply”.
iitkgp.ac.in/phd_brochure.pdf
IIT Bhubaneswar Minimum: Engineering Schools – M.Tech/ME with minimum 60% marks or 6.5 CGPA. 
Note: GATE or NET qualification often required; non‑GATE route may exist but competition is tougher.
biotecnika.org/iit‑bhubaneswar‑phd
IIT Jodhpur Eligibility: Master’s degree in engineering/science etc with at least 60% marks or 6.0 CGPA (General) for normal entry. 
Also allows 4‑yr Bachelor’s with 70% marks or 7.0/10 CGPA for some categories.
iitj.ac.in/phd‑program/Eligibility
IIT Indore Eligibility: Minimum of 60% marks or a CGPA of 6.0 on a 10‑point scale (General) in qualifying degree. 
Good for your profile; check department & non‑GATE category.
academic.iiti.ac.in/phd‑advertisement
IIT ISM Dhanbad Eligibility: Often allows M.Tech holders without GATE if first class or equivalent qualification/percentage achieved.
Check “Programme Eligibility” page. (non‑GATE route possible)
admissions.iitism.ac.in/phd‑eligibility
IIT Guwahati Eligibility: Example requirement: For certain departments, Bachelor’s + Master’s both with ≥ 6.5 CPI/60% marks. 
The short‑listing may still require higher CGPA and GATE/NET for assistantship.
shiksha.com/iit‑guwahati‑phd
IIT Ropar Eligibility: “Master’s in Engineering/Technology with at least 60% marks or 6.5 CGPA out of 10” in many cases. 
Note: In many Dept advertisements, valid GATE/NET or equivalent qualification is required unless special category.
iitrpr.ac.in/phd‑test
IIT Patna Eligibility: Example: Minimum 60% or 6.5 CGPA on 10‑point scale for relevant Master’s degree. 
Note: Valid GATE or national fellowship may be required; non‑GATE route is tougher.
indianexpress.com/iit‑patna‑phd‑eligibility

My Observations & Advice

Observation:
Although many IITs list a minimum eligibility (for example CGPA ~6.0‑6.5) for PhD admission, the actual short‑listing cut‑offs (what you need to get called for written test/interview) are often much higher (CGPA ≥ ~7.5 or 8.0+) depending on the department, category, number of applicants, and whether GATE/NET/fellowship requirement is active.

For instance: At IIT Delhi the brochure states minimum 60% / 6.0 CGPA for Master’s degree.  Yet the “Short listing Criteria” for many departments show CGPA ~7.25 or above for calls. 

Advice for your profile (CGPA 6.5‑7.0, no GATE):
  • Apply especially to the IITs/departments listed above which explicitly allow modest CGPA and provide non‑GATE routes.
  • Focus heavily on connecting with faculty whose work aligns with your M.Tech project — that can make CGPA less critical.
  • Prepare a strong Research Statement / Proposal and highlight your M.Tech project, tools used, any publications, your research interest clearly aligned to professor’s domain.
  • Consider applying under self‑funded / project‑funded / sponsored PhD where the cut‑off may be more flexible than regular with institute fellowship.
  • Apply to 7‑10 institutes to diversify your chances — newer/smaller IITs (like ISM Dhanbad, Indore, Ropar) may have less intense competition.

Checklist: Things to Do Before You Apply

  1. List down 5‑10 faculty members in your target departments whose research aligns with your M.Tech thesis. Email them with your CV + short note of interest.
  2. Refine your CV: include M.Tech title, CGPA, courses, any project, simulation/design work, internship, writing/presentation work.
  3. Write a 1‑page Research Interest Statement tailored to each professor/department: mention why you want to join them, what you bring, what you aim to study.
  4. Gather all transcripts, certificates, and format them nicely for upload. Confirm conversion rules of CGPA if required. Some institutes don’t convert CGPA to percentage. 
  5. Start application portals the moment they open. Don’t wait for last minute. Monitor each IIT’s website for PhD admission notification.
  6. Prepare for written test & interview: Brush up ECE topics — signal processing, communications, analog/digital, VLSI basics, mathematics for research (linear algebra, probability), research methodology.
  7. If no GATE: look for categories labelled Project‑funded / Self‑financed / Without institute fellowship — these may have different criteria and lower competition.
  8. Apply to back‑up institutes (NITs, IIITs, IISERs) as well — having a PhD start anywhere is better than missing entirely.

Final Word

You are eligible for PhD applications in many IITs with a CGPA of ~6.5‑7.0 and without a GATE score — that’s a good position to be in. The challenge will be short‑listing, where many candidates have higher CGPA, better research credentials or GATE scores. So treat your profile as “eligible but moderate” and focus on making yourself stand‑out via research fit, proposal, faculty contact, and applying smartly. Good luck with your applications!


Further Reading




Contact Us

Name

Email *

Message *

Popular Posts

UGC NET Electronic Science Previous Year Question Papers with Solutions

Download Papers and Solutions Exam Pattern Preparation Tips FAQs More Home / Engineering & Other Exams / UGC NET 2026 PYQ ๐Ÿ“Š Exam Highlights: Electronic Science (88) Feature Details Junior Research Fellowship (JRF) ₹37,000 + HRA per month Eligibility M.Sc/M.Tech in Electronics (55%) Validity of Certificate JRF (3 Years) | Lectureship (Lifetime) ๐Ÿ“ฅ Download UGC NET Electronics PDFs Complete collection of previous year question papers, answer keys and explanations for Subject Code 88. Start Downloading ๐Ÿ“‚ View All Question Papers June 2026 - Question Paper Download PDF June 202...

CMOS Logic Gates: Inverter, NAND, and NOR

CMOS Logic Gates: Inverter, NAND, and NOR Complementary metal–oxide–semiconductor (CMOS) technology forms the backbone of modern digital IC design. Patented by Frank Wanlass in 1963 ( US patent 3,356,858 ), CMOS enables low-power, high-speed, and noise-immune logic circuits. CMOS gates, including inverters, NAND, and NOR, are widely used in both large-scale and small-scale integrated circuits due to their efficiency and versatility. CMOS Inverter A CMOS inverter consists of a complementary pair of PMOS and NMOS transistors. The PMOS transistor connects to the supply voltage V DD , while the NMOS connects to ground. The input voltage V IN controls both gates, and the output voltage V OUT is taken from the connected drains. CMOS inverters are highly energy-efficient and produce minimal heat due to their comple...

Coherent vs. Non-Coherent Demodulation

  For demodulation In general: 1. Synchronous (coherent) demodulation Receiver generates a local carrier/oscillator . It combines/multiplies the received signal with that carrier. Then a filter extracts the message. Received signal ↓ × Local oscillator ↓ Low-pass filter ↓ Message So yes, carrier multiplication is a common implementation of synchronous demodulation . 2. Asynchronous (non-coherent) demodulation Receiver doesn't need a phase-synchronized local carrier . It uses properties of the received signal itself to recover the information. For ASK , an envelope detector is the classic example: ASK signal ↓ Diode + RC ↓ Envelope ↓ Comparator ↓ Data Modulation Synchronous demodulation Non-coherent/asynchronous demodulation ASK/OOK Local carrier + multiplier Envelope detector AM Product detector Envelope detector FSK Coherent correlator/mixer Frequency discriminator, filters, etc. PSK Local synchronized carrier + multiplier Differential/n...

Online Simulator for Frequency Modulatiuon and Demodulation

FM Modulation Simulator Frequency Modulation (FM) In Frequency Modulation, the frequency of the carrier signal varies in accordance with the message signal's amplitude. s FM (t) = A c cos(ฯ‰ c t + k f ∫m(t)dt) where ฯ‰ = 2ฯ€f & k f = Frequency Sensitivity Modulation index, ฮฒ = (k f * A m ) / f m Change the parameter values to see the effect. Message Freq (Hz) 1 Carrier Freq (Hz) Message Amplitude (Am) Kf (sensitivity): 50 Perform FM Demodulation ๐Ÿงช Experiment for Students: ...

OFDM Symbols and Subcarriers Explained

This article explains how OFDM (Orthogonal Frequency Division Multiplexing) symbols and subcarriers work. It covers modulation, mapping symbols to subcarriers, subcarrier frequency spacing, IFFT synthesis, cyclic prefix, and transmission. Step 1: Modulation First, modulate the input bitstream. For example, with 16-QAM , each group of 4 bits maps to one QAM symbol. Suppose we generate a sequence of QAM symbols: s0, s1, s2, s3, s4, s5, …, s63 Step 2: Mapping Symbols to Subcarriers Assume N sub = 8 subcarriers. Each OFDM symbol in the frequency domain contains 8 QAM symbols (one per subcarrier): Mapping (example) OFDM symbol 1 → s0, s1, s2, s3, s4, s5, s6, s7 OFDM symbol 2 → s8, s9, s10, s11, s12, s13, s14, s15 … OFDM sym...

(Filters) Free MATLAB alternative for signal analysis

Advanced Signal Filters Upload CSV (1st Col) or Audio (WAV, MP3, etc.) Generate Messy Signal (20Hz + 50Hz + 150Hz) No Operation FFT (Spectrum) Amplitude Modulation (AM) Double Sideband Supressed Carrier (DSBSC) Pulse Amplitude Modulation (PAM) Flat Top PAM Filters - LPF, HPF, BPF, Notch Principal Component Analysis (PCA) Cross Spectrum Filter Type: Signal Cleaner ...

Interactive Sallen-Key filter Simulation (2nd order LPF)

  Sallen-Key Filter Explained: Why It’s the Most Popular Second-Order Low-Pass Filter Sallen-Key Filter Explained: Why It’s the Most Popular Second-Order Low-Pass Filter (With Math) If you're learning analog electronics, active filters, or preparing for engineering interviews and exams, you've probably come across the Sallen-Key filter . But what exactly is it, and why do engineers prefer it over simply cascading RC low-pass filters? Live Interactive Simulator Adjust the component values to see the real-time frequency response (Bode Plot). R1 (kฮฉ): 10 R2 (kฮฉ): 10 C1 (nF): 10 C2 (nF): 10 ...

Online Simulator for ASK, FSK, and PSK Signal Generation

Interactive Digital Signal Processing (DSP) Tutorial and Simulator for ASK, FSK, and BPSK modulation techniques. Try our new Digital Signal Processing Simulator!   •   Interactive ASK, FSK, and BPSK tools updated for 2025. Start Now Digital Modulation Visualizer: ASK, FSK, & BPSK Simulator Learn and visualize binary modulation techniques (ASK, FSK, BPSK) in real-time with adjustable carrier and sampling parameters. Perfect for DSP students and engineers. ๐Ÿ“ก ASK Simulator ๐Ÿ“ถ FSK Simulator ๐ŸŽš️ BPSK Simulator ๐Ÿ“š More Topics ASK Modulator FSK Modulator BPSK Modulator Demodulation More Topics 1. ASK (Ampli...