Skip to main content

Single Pole System Explained


Single Pole System - Technical Reference

Single Pole System

A single-pole system (or first-order system) is a linear time-invariant system whose transfer function contains exactly one pole in the denominator and no zeros in the numerator that can cancel it.

Mathematical Definition

There are two primary ways to express a first-order single-pole transfer function:

1. Time Constant Form (Standard Form):

H(s) = K / (1 + sฯ„)

Where K is the DC Gain and ฯ„ (tau) is the time constant.

2. Pole-Location Form:

H(s) = A / (s + ฮฑ)

Where -ฮฑ is the pole location. In this form, the DC Gain is actually A/ฮฑ.


What is a Pole?

A pole is the value of s (the complex frequency) that makes the denominator of the transfer function zero, causing the gain to approach infinity.

For the system: H(s) = 10 / (s + 5)

Set denominator to zero: s + 5 = 0

The pole is at: s = -5

For stability in a continuous system, this pole must be in the Left-Half Plane (negative real part).


Frequency Response

To find the frequency response, we substitute s = jฯ‰.

1. Magnitude Response

|H(jฯ‰)| = K / √(1 + (ฯ‰ฯ„)²)
  • Low Frequencies (ฯ‰ << 1/ฯ„): Gain is approximately K.
  • Cutoff Frequency (ฯ‰ = 1/ฯ„): Gain is K / √2 ≈ 0.707K (the -3 dB point).
  • High Frequencies (ฯ‰ >> 1/ฯ„): Gain drops at a rate of -20 dB/decade (or -6 dB/octave).

2. Phase Response

∠H(jฯ‰) = -arctan(ฯ‰ฯ„)
  • At low frequencies, phase shift is 0°.
  • At the cutoff frequency, phase shift is -45°.
  • At very high frequencies, phase shift approaches a maximum of -90°.

Time Domain Response

For a unit step input, the output y(t) of a single-pole system is:

y(t) = K(1 - e-t/ฯ„)

Key milestones:

  • At t = ฯ„: Output reaches 63.2% of its final value.
  • At t = 5ฯ„: Output reaches 99.3% (considered "steady state").

Practical Example: RC Low-Pass Filter

Given R = 1 kฮฉ and C = 1 ฮผF:

  • Time Constant (ฯ„): RC = (1000)(1e-6) = 1 ms.
  • Cutoff Frequency (fc): 1 / (2ฯ€RC) ≈ 159.15 Hz.
  • Behavior: Signals significantly below 159 Hz pass through; signals significantly above 159 Hz are attenuated.

Summary Characteristics

Property Specification
System Order First-Order
Total Number of Poles One (Real)
Roll-off Rate -20 dB/decade
Max Phase Lag -90°
Energy Storage One element (e.g., 1 Capacitor OR 1 Inductor)
Stability Stable if the pole is negative (s < 0)

Applications

  • Smoothing: Removing high-frequency noise from a sensor signal.
  • Op-Amps: Internal compensation to ensure stability (Dominant Pole Compensation).
  • Modeling: Describing thermal mass or motor velocity ramp-ups.
  • Filters: Simple crossover networks for audio.


Contact Us

Name

Email *

Message *

Popular Posts

OFDM Symbols and Subcarriers Explained

This article explains how OFDM (Orthogonal Frequency Division Multiplexing) symbols and subcarriers work. It covers modulation, mapping symbols to subcarriers, subcarrier frequency spacing, IFFT synthesis, cyclic prefix, and transmission. Step 1: Modulation First, modulate the input bitstream. For example, with 16-QAM , each group of 4 bits maps to one QAM symbol. Suppose we generate a sequence of QAM symbols: s0, s1, s2, s3, s4, s5, …, s63 Step 2: Mapping Symbols to Subcarriers Assume N sub = 8 subcarriers. Each OFDM symbol in the frequency domain contains 8 QAM symbols (one per subcarrier): Mapping (example) OFDM symbol 1 → s0, s1, s2, s3, s4, s5, s6, s7 OFDM symbol 2 → s8, s9, s10, s11, s12, s13, s14, s15 … OFDM sym...

Online Simulator for ASK, FSK, and PSK Signal Generation

Interactive Digital Signal Processing (DSP) Tutorial and Simulator for ASK, FSK, and BPSK modulation techniques. Try our new Digital Signal Processing Simulator!   •   Interactive ASK, FSK, and BPSK tools updated for 2025. Start Now Digital Modulation Visualizer: ASK, FSK, & BPSK Simulator Learn and visualize binary modulation techniques (ASK, FSK, BPSK) in real-time with adjustable carrier and sampling parameters. Perfect for DSP students and engineers. ๐Ÿ“ก ASK Simulator ๐Ÿ“ถ FSK Simulator ๐ŸŽš️ BPSK Simulator ๐Ÿ“š More Topics ASK Modulator FSK Modulator BPSK Modulator Demodulation More Topics 1. ASK (Ampli...

Design of CMOS Flip-Flops (SR, D, JK)

Design of CMOS Flip-Flops (SR, D, JK) A flip-flop or latch is a circuit with two stable states, used to store state information. It is the basic storage element in sequential logic and a fundamental building block in digital electronics systems, including computers and communication devices. Flip-flops and latches act as data storage elements for states, pulse counting, and synchronization of variably-timed input signals to a reference clock. Flip-flops can be transparent/opaque (latches) or clocked (synchronous, edge-triggered). Latches are level-sensitive, while flip-flops are edge-sensitive. In sequential logic, the output depends on current inputs and previous states. Fig.1 shows a sequential circuit combining a combinational block and a memory element. ...

Flat vs Frequency Selective Online Simulator

Flat vs Frequency Selective Online Simulator Channel Type Without Fading Flat Fading Multipaths Nakagami m SNR(dB) Run Simulation Input Signal Signal After Fading Constellation Diagram BER vs SNR Explore Advanced Flat vs Frequency-Selective Fading Simulator Want to see these equations in action? Visualize it. Launch Simulator Tool Interactive Rayleigh Fading Simulator Want to see Rayleigh fading in action? Visualize it. Launch Simulator Tool Return to DSP Simulations Main Page →

LDPC Encoding and Decoding Techniques

Low Density Parity Check (LDPC) Guide Comprehensive analysis of linear error-correcting block codes, Tanner graphs, and 5G-NR implementations. ๐Ÿ“˜ Overview ๐Ÿงฎ Encoding ๐Ÿงฉ Decoding ๐Ÿ“š Resources Theory Encoding Tech Tanner Graph 5G Encoding Decoding 'LDPC' is the abbreviation for 'low density parity check'. LDPC code H matrix contains very few amount of 1's and mostly zeroes. LDPC codes are error correcting code. Using LDPC codes, channel capacities that are close to the theoretical Shannon limit can be achieved. Low density parity check (LDPC) codes are linear error-correcting block code suitable for error correction in a large block sizes transmi...

Online Simulator for Frequency Modulatiuon and Demodulation

FM Modulation Simulator Frequency Modulation (FM) In Frequency Modulation, the frequency of the carrier signal varies in accordance with the message signal's amplitude. s FM (t) = A c cos(ฯ‰ c t + k f ∫m(t)dt) where ฯ‰ = 2ฯ€f & k f = Frequency Sensitivity Modulation index, ฮฒ = (k f * A m ) / f m Change the parameter values to see the effect. Message Freq (Hz) 1 Carrier Freq (Hz) Message Amplitude (Am) Kf (sensitivity): 50 Perform FM Demodulation ๐Ÿงช Experiment for Students: ...

UGC NET Electronic Science Previous Year Question Papers with Solutions

Download Papers and Solutions Exam Pattern Preparation Tips FAQs More Home / Engineering & Other Exams / UGC NET 2026 PYQ ๐Ÿ“Š Exam Highlights: Electronic Science (88) Feature Details Junior Research Fellowship (JRF) ₹37,000 + HRA per month Eligibility M.Sc/M.Tech in Electronics (55%) Validity of Certificate JRF (3 Years) | Lectureship (Lifetime) ๐Ÿ“ฅ Download UGC NET Electronics PDFs Complete collection of previous year question papers, answer keys and explanations for Subject Code 88. Start Downloading ๐Ÿ“‚ View All Question Papers June 2026 - Question Paper Download PDF June 202...