Skip to main content

System Stability and Routh–Hurwitz Criterion Explained


When is a System Stable?

A system is stable if its output remains bounded and well-behaved over time, especially when subjected to bounded inputs.

1. BIBO Stability (Bounded-Input Bounded-Output Stability)

A system is BIBO stable if:

Every bounded input produces a bounded output.


If |x(t)| < Mx < ∞

then |y(t)| < My < ∞
        

For some finite constant My.

For LTI Systems:

A continuous-time LTI system is stable if and only if:


∫ |h(t)| dt < ∞
        

That is, the impulse response must be absolutely integrable.

For discrete-time systems:


Σ |h[n]| < ∞
        

2. Stability in Terms of Poles (Control Systems)

Continuous-Time System:

The system is stable if all poles satisfy:


Re(s) < 0
        

That means all poles lie in the left-half of the s-plane.

Discrete-Time System:

The system is stable if:


|z| < 1
        

That means all poles lie inside the unit circle in the z-plane.

3. Physical Interpretation

  • Its natural response decays to zero with time.
  • It does not oscillate with growing amplitude.
  • It does not blow up to infinity.

4. Simple Examples

Stable:


h(t) = e^{-3t}u(t)
        

Poles at s = -2, -5

Unstable:


h(t) = e^{2t}u(t)
        

Pole at s = +2

Marginally Stable:

Pure sinusoid (poles on imaginary axis, not repeated). Output oscillates but does not grow.

Conclusion

A system is stable when its response does not grow unbounded with time, and bounded inputs always produce bounded outputs.

Routh–Hurwitz Criterion – Numeric Examples

Case 1: Normal Case (Stable System)


Characteristic Equation: s³ + 6s² + 11s + 6 = 0
        
1 11
6 6
10 0
s⁰ 6

All first-column elements are positive → Stable

Case 2: Sign Change (Unstable System)


Characteristic Equation: s³ + 2s² − s − 2 = 0
        

One sign change → 1 RHP root → Unstable

Case 3: Zero in First Column (Epsilon Method)


Characteristic Equation: s³ + 2s² + s + 2 = 0
        

Replace 0 with small positive ε.

No sign change as ε → 0⁺ → Stable

Case 4: Entire Row Becomes Zero (Auxiliary Equation)


Characteristic Equation: s⁴ + 2s³ + 2s² + 2s + 1 = 0
        

Auxiliary Equation: A(s) = s² + 1
A′(s) = 2s
        

Roots of s² + 1 = 0 → s = ±j
        

Pure imaginary roots → Marginally Stable

Case 5: Repeated Imaginary Roots (Unstable)


Characteristic Equation: s⁴ + 2s² + 1 = 0
(s² + 1)² = 0
        

Repeated Roots: s = ±j
        

Repeated imaginary roots → Unstable

Final Summary

Case Condition Example Stability
1 No sign change s³ + 6s² + 11s + 6 Stable
2 Sign change s³ + 2s² − s − 2 Unstable
3 Zero in first column s³ + 2s² + s + 2 Stable
4 Entire row zero s⁴ + 2s³ + 2s² + 2s + 1 Marginal
5 Repeated imaginary roots (s² + 1)² Unstable


Contact Us

Name

Email *

Message *

Popular Posts

Q-function in BER vs SNR Calculation (with Simulation)

Q-function in BER vs. SNR Calculation In digital communications and signal processing, the Q-function plays a significant role in predicting system reliability. It allows engineers to quantify the probability that Gaussian noise will exceed a specific threshold, causing a bit error. What is the Q-function? The Q-function is a mathematical function representing the tail probability of the standard normal (Gaussian) distribution. It is the complementary cumulative distribution function (CCDF) of a standard Gaussian distribution. Q(x) = (1 / √(2π)) ∫ₓ∞ e^(-t² / 2) dt Q-Function Interactive Simulator Move the slider to see how the "Tail Probability" (the area in red) changes. This area represents the Probability of Error (BER) . Threshold Distance ( x ) — (Simulates Increasing SNR) x = 1.0 Q(x) = 0.1587 ...

Design of CMOS Flip-Flops (SR, D, JK)

Design of CMOS Flip-Flops (SR, D, JK) A flip-flop or latch is a circuit with two stable states, used to store state information. It is the basic storage element in sequential logic and a fundamental building block in digital electronics systems, including computers and communication devices. Flip-flops and latches act as data storage elements for states, pulse counting, and synchronization of variably-timed input signals to a reference clock. Flip-flops can be transparent/opaque (latches) or clocked (synchronous, edge-triggered). Latches are level-sensitive, while flip-flops are edge-sensitive. In sequential logic, the output depends on current inputs and previous states. Fig.1 shows a sequential circuit combining a combinational block and a memory element. ...

Pulse Width Modulation (PWM)

Pulse-width modulation (PWM), or pulse-duration modulation (PDM), is a method of controlling the average power delivered by an electrical signal.   Fig: An example of PWM in an idealized inductor driven by a blue line voltage source modulated as a series of sawtooth pulses, resulting in a red line current in the inductor.    Generating a PWM Signal The simplest way to generate a PWM signal is the intersection method, which requires only a sawtooth or a triangle waveform (easily generated using a simple oscillator) and a comparator. When the value of the reference signal is more than the modulation waveform, the PWM signal (magenta) is in the high state; otherwise, it is in the low state.      Duty cycle A low duty cycle equates to low power because the power is off for most of the time; the word duty cycle reflects the ratio of "on" time to the regular interval or "period" of time. The duty cycle is measured in percent, with 100% representing full o...

BER vs SNR for M-ary QAM, M-ary PSK, QPSK, BPSK, ...(MATLAB Code + Simulator)

Bit Error Rate (BER) & SNR Guide Analyze communication system performance with our interactive simulators and MATLAB tools. 📘 Theory 🧮 Simulators 💻 MATLAB Code 📚 Resources BER Definition SNR Formula BER Calculator MATLAB Comparison 📂 Explore M-ary QAM, PSK, and QPSK Topics ▼ 🧮 Constellation Simulator: M-ary QAM 🧮 Constellation Simulator: M-ary PSK 🧮 BER calculation for ASK, FSK, and PSK 🧮 Approaches to BER vs SNR What is Bit Error Rate (BER)? The BER indicates how many corrupted bits are received compared to the total number of bits sent. It is the primary figure of merit f...

FFT Butterfly Method Explained (with Example of 4-point DFT)

  FFT Using Butterfly Method Given: x[n] = {0, 1, 2, 3} Step 1: Split into Even & Odd Even indices: x e = {0, 2} Odd indices: x o = {1, 3} Step 2: 2-point DFT For any {a, b}: DFT = {a + b, a - b} Even Part: E = {0+2, 0-2} = {2, -2} Odd Part: O = {1+3, 1-3} = {4, -2} Step 3: Combine Using Butterfly X[k] = E[k] + W k O[k] X[k + N/2] = E[k] - W k O[k] For N = 4: W 0 = 1 W 1 = -j Final Calculations X[0] = 2 + 4 = 6 X[2] = 2 - 4 = -2 X[1] = -2 + (-j)(-2) = -2 + 2j X[3] = -2 - (-j)(-2) = -2 - 2j Final Answer: X[k] = {6, -2 + 2j, -2, -2 - 2j} Try Interactive Online Simulations Interactive FFT Online Simulator (For understanding Fundamentals)  Interactive FFT Online Simulator (Analyze .CSV, .MP3, .MP4, etc. Further Reading Fourier Transform OFDM Return to Fourier Transform Main Page →

Frequency Shift Keying (FSK) Modulation & Demodulation (with Simulation)

Frequency Shift Keying (FSK) Theoretical Foundations: Frequency Shift Keying (FSK) is a discrete frequency modulation scheme wherein the digital information is encoded via instantaneous shifts in the carrier signal's frequency. The fundamental implementation is Binary FSK (BFSK), which maps binary data onto two distinct, discrete spectral states. A binary '1' (the "mark" state) is represented by a carrier frequency \( f_1 \), while a binary '0' (the "space" state) corresponds to frequency \( f_2 \). Each symbol is sustained for a bit interval denoted by \( T_b \). FSK Transmitter Characterization: The mathematical model for the modulated BFSK output \( s(t) \) is defined as: \[ s(t) = \begin{cases} A_c \cos(2\pi f_1 t), & \text{for } m = 1 \\ A_c \cos(2\pi f_2 t), & \text{for } m = 0 \end{cases} \] ...

AM Modulation Online Simulator

Amplitude Modulation Simulator s AM (t) = A c [1 + k a m(t)] cos(ω c t) where, ω = 2πf & k a = Amplitude Sensitivity Modulation index, μ = k a A m Message Frequency (fm): Carrier Frequency (fc): Carrier Amplitude (Ac): Modulation Index (m = Am / Ac):

Online Simulator for ASK, FSK, and PSK

Interactive Digital Signal Processing (DSP) Tutorial and Simulator for ASK, FSK, and BPSK modulation techniques. Try our new Digital Signal Processing Simulator!   •   Interactive ASK, FSK, and BPSK tools updated for 2025. Start Now Digital Modulation Visualizer: ASK, FSK, & BPSK Simulator Learn and visualize binary modulation techniques (ASK, FSK, BPSK) in real-time with adjustable carrier and sampling parameters. Perfect for DSP students and engineers. 📡 ASK Simulator 📶 FSK Simulator 🎚️ BPSK Simulator 📚 More Topics ASK Modulator FSK Modulator BPSK Modulator More Topics 1. ASK (Amplitude Shift Keying) Simulat...