Skip to main content

Design of 8-bit Bi-Directional Register


Design of 8-bit Bi-Directional Register

A shift register is a sequential circuit that stores digital data and moves stored bits in a specific direction. It is widely used in serial data transfer, data conversion (SIPO/PISO), arithmetic operations, and delay elements. It consists of cascaded flip-flops sharing a common clock.

The basic types of shift registers are:

  • SIPO: Serial In, Parallel Out
  • PISO: Parallel In, Serial Out
  • PIPO: Parallel In, Parallel Out
  • Bi-directional shift registers

Data Transfer Types

Serial Transfer: Data is transferred one bit at a time over a single line.

Parallel Transfer: Data is transferred simultaneously over multiple lines.

Shift Operations

Right Shift: Moves bits toward LSB (divides by 2).

Left Shift: Moves bits toward MSB (multiplies by 2).

Rotation: Circular shifting of data using feedback.

Left shift operation
Left Shift Operation
Right shift operation
Right Shift Operation

Bi-Directional Shift Register

A bidirectional shift register allows shifting data in both directions. It includes control logic to select left or right shifting using a mode control input.

4-bit bidirectional shift register circuit
Fig.1: Circuit Diagram of Shift Register
  • Left shift multiplies a number by 2
  • Right shift divides a number by 2
  • Control input determines shift direction
Bi-directional shift register circuit
Fig.2: Bi-Directional Shift Register

Operation Table

S.N. Condition Operation
1 M = 1 (Shift Right) Data shifts right with each clock pulse
2 M = 0 (Shift Left) Data shifts left with each clock pulse

Circuits / Block Diagram

Block diagram of bidirectional shift register
Fig.3: Block Diagram of Bi-Directional Shift Register

Observations & Data

Write and simulate the VHDL code, generate RTL schematic, and observe waveform outputs using Test Bench Waveform.

Procedure

Follow Xilinx ISE steps for coding, simulation, and synthesis.

Conclusion

The bidirectional shift register was successfully implemented using VHDL. Simulation results matched expected behavior, confirming correct left and right shift operations.


Further Reading

  1. Introduction to Tanner EDA Tools
  2. CMOS Logic Gates: Inverter, NAND, and NOR
  3. EDA Tools and VHDL for VLSI Design
  4. Layout of CMOS Inverter
  5. Standard Cell Design in VLSI
  6. Design of CMOS XOR/XNOR Gates
  7. Design of CMOS Full Adder
  8. Design of CMOS Flip-Flops (SR, D, JK)
  9. Design of 8-bit Synchronous Counter
  10. Design of 8-bit Bi-Directional Register
  11. Design of a 12-bit CPU with Basic Instructions
  12. VHDL Logical Function & CMOS Inverter
  13. CMOS Layout Color Codes - IC Design Guide


Contact Us

Name

Email *

Message *

Popular Posts

Online Simulator for ASK, FSK, and PSK Signal Generation

Interactive Digital Signal Processing (DSP) Tutorial and Simulator for ASK, FSK, and BPSK modulation techniques. Try our new Digital Signal Processing Simulator!   •   Interactive ASK, FSK, and BPSK tools updated for 2025. Start Now Digital Modulation Visualizer: ASK, FSK, & BPSK Simulator Learn and visualize binary modulation techniques (ASK, FSK, BPSK) in real-time with adjustable carrier and sampling parameters. Perfect for DSP students and engineers. 📡 ASK Simulator 📶 FSK Simulator 🎚️ BPSK Simulator 📚 More Topics ASK Modulator FSK Modulator BPSK Modulator More Topics 1. ASK (Amplitude Shift Keying) Simulat...

UGC NET Electronic Science Previous Year Question Papers with Solutions

Home / Engineering & Other Exams / UGC NET 2026 PYQ ⬇️ Download Papers and Solutions 📋 Exam Pattern 💡 Preparation Tips ❓ FAQs 📊 Exam Highlights: Electronic Science (88) Feature Details Junior Research Fellowship (JRF) ₹37,000 + HRA per month Eligibility M.Sc/M.Tech in Electronics (55%) Validity of Certificate JRF (3 Years) | Lectureship (Lifetime) 📥 Download UGC NET Electronics PDFs Complete collection of previous year question papers, answer keys and explanations for Subject Code 88. Start Downloading 📂 View All Question Papers June 2025 - Question Paper Download PDF June 2025 - Solved Paper + Explanation ...

DFTs-OFDM vs OFDM: Why DFT-Spread OFDM Reduces PAPR Effectively (with MATLAB Code)

Understanding PAPR in DFT-spread OFDM vs. Standard OFDM In modern wireless communications like 4G LTE and 5G NR, managing the Peak-to-Average Power Ratio (PAPR) is critical for hardware efficiency. While OFDM is the gold standard for high-speed data, its high PAPR poses significant challenges for mobile devices. This is where DFTs-OFDM (also known as SC-FDMA) comes in. DFT-spread OFDM (DFTs-OFDM) has lower Peak-to-Average Power Ratio (PAPR) because it "spreads" the data in the frequency domain before applying IFFT, making the time-domain signal behave more like a single-carrier signal rather than a multi-carrier one like OFDM. Deeper Explanation: Aspect OFDM DFTs-OFDM Signal Type Multi-carrier Single-carrier-like Process IFFT of QAM directly QAM → DFT → IFFT PAPR Level High (due to many...

OFDM Symbols and Subcarriers Explained

This article explains how OFDM (Orthogonal Frequency Division Multiplexing) symbols and subcarriers work. It covers modulation, mapping symbols to subcarriers, subcarrier frequency spacing, IFFT synthesis, cyclic prefix, and transmission. Step 1: Modulation First, modulate the input bitstream. For example, with 16-QAM , each group of 4 bits maps to one QAM symbol. Suppose we generate a sequence of QAM symbols: s0, s1, s2, s3, s4, s5, …, s63 Step 2: Mapping Symbols to Subcarriers Assume N sub = 8 subcarriers. Each OFDM symbol in the frequency domain contains 8 QAM symbols (one per subcarrier): Mapping (example) OFDM symbol 1 → s0, s1, s2, s3, s4, s5, s6, s7 OFDM symbol 2 → s8, s9, s10, s11, s12, s13, s14, s15 … OFDM sym...

Calculation of SNR from FFT bins in MATLAB

📘 Overview 💻 FFT Bin Method 💻 Kaiser Window 📚 Further Reading SNR Estimation Overview In digital signal processing, estimating the Signal-to-Noise Ratio (SNR) accurately is crucial. Below, we demonstrate how to calculate SNR from periodogram and FFT bins using the Kaiser Window . The beta (β) parameter is the key—it allows you to control the trade-off between main-lobe width and side-lobe levels for precise spectral analysis. 1 Define Sampling rate and Time vector 2 Compute FFT and Periodogram PSD 3 Identify Signal Bin and Frequency resolution 4 Segment Signal Power from Noise floor 5 Logarithmic calculation of SNR in dB Method 1: Estimation from FFT Bins This approach uses a Hamming window to estimate SNR directly from the spectral bins. MATLAB Source Code Copy Code clc...

Design of CMOS XOR/XNOR Gates

Design of CMOS XOR/XNOR Gates The semiconductor industry has experienced rapid integration of multimedia applications into mobile electronics, leading to very high integration density in CMOS VLSI. As operating frequencies increase, power consumption, speed, silicon area, and reliability become critical considerations. The XOR-XNOR circuits are fundamental building blocks in arithmetic circuits (Full Adders, Multipliers), compressors, comparators, parity checkers, code converters, error-detecting/correcting codes, and phase detectors. Their performance directly impacts the complex circuits they are used in. Design goals include full output voltage swing, low power consumption, reduced transistor count, minimal delay, and simultaneous non-skewed outputs. Static Logic (Static CMOS) Stat...